
AD5381
Rev. A | Page 9 of 36
1
LDAC ACTIVE DURING BUSY
2
LDAC ACTIVE AFTER BUSY
BUSY
SYNC
LDAC
1
V
OUT1
LDAC
2
CLR
V
OUT
V
OUT2
DIN
SCLK
0
t
7
t
8
t
9
t
4
t
3
t
1
t
2
t
5
t
17
t
17
t
12
t
13
t
18
t
19
t
16
t
14
t
10
t
15
t
13
t
11
t
6
DB0
DB23
24
24
Figure 3. Serial Interface Timing Diagram (Standalone Mode)
t
7A
24
48
SCLK
SYNC
DIN
SDO
DB23
DB0
DB23
DB0
DB23
DB0
INPUT WORD SPECIFIES
REGISTER TO BE READ
UNDEFINED
NOP CONDITION
SELECTED REGISTER
DATA CLOCKED OUT
0
Figure 4. Serial Interface Timing Diagram (Data Readback Mode)
t
22
t
13
t
23
t
21
t
2
t
3
t
20
t
8
t
9
t
7
t
4
t
1
SCLK
SYNC
SDO
DIN
LDAC
48
24
DB23
DB0
DB0
DB23
DB23
DB0
INPUT WORD FOR DAC N
INPUT WORD FOR DAC N+1
UNDEFINED
INPUT WORD FOR DAC N
0
Figure 5. Serial Interface Timing Diagram (Daisy-Chain Mode)